#### Applying Recursive Temporal Blocking for Stencil Computations to Deeper Memory Hierarchy

Toshio Endo (遠藤敏夫) GSIC, Tokyo Institute of Technology (東京工業大学)

## **Stencil Computations**

Important kernels for various simulations: fluid dynamics, material...



Stencil computations are "memory intensive"  $\rightarrow$ 

GPUs computing fits well with 500~1000 GB/s memory BW!

## A Simple Stencil Algorithm



In GPU implementation (our context), millions threads compute grid points



- But we are still limited by "GPU memory capacity × #GPUs"
- Larger capacity of lower memory hierarchy is not utilized

## How about "Out-of-Core" Execution?

It looks promising to combine

- High-speed of GPUs and
- Large capacity of DDR/SSDs
  → Out-of-core execution
  In stencil, we divide the domain into sub-domains

#### But...

- 8GB domain (< GPU mem) → 31GUP/s</li>
- 64GB domain (< DDR)  $\rightarrow$  0.36GUP/s
- 256GB domain (< SSD)  $\rightarrow$  0.24GUP/s

Only 1% speed is TOO SLOW!

(GUP/s: giga updated points per second)



Data movement among memory layers are omitted

#### Why Out-of-Core Execution is So Slow

 In stencil computations, points the entire domain are scanned every time step

 $\rightarrow$  Bad <u>access locality</u>

Speed of out-of-core execution is limited by bandwidth of PCI-Express or SSD ⊗



# Objective

- To achieve high-speed and big stencil computations
  - Hardware: GPU + Optane 3D-XPoint SSD
    - Optane is used to expand memory capacity
    - Non-volatility is not used
  - Middleware: Intel Memory Drive Technology (IMDT)
  - Algorithm: Stencil + Recursive temporal blocking technique

## **Temporal Blocking**

- Simple stencil implementation has bad access locality
  - Spatial loop in temporal loop
- With temporal blocking, a smaller domain is computed for multiple (k) steps at once
  [Wolf 91] [Wonnacott 00] [Datta 08]...
  [Endo 14, 16]

→Better access locality!

Note: Block shape is not "rectangle" for data dependency



#### **Several Temporal Blocking Methods**





All of them are using a single blocking factor *k* 

- $\rightarrow$  Not best for multiple memory layers
- → "Recursive" approach works better

## **Recursive Temporal Blocking**

- Frigo has proposed recursive temporal blocking [Frigo et al. ICS 05]
  - Objective is to harness multiple cache layers
  - Programmers do not have to consider each layer explicitly <sup>(C)</sup>
    - Only parameter to be configured is a threshold *th* to stop recursion

[Q] Is it effective on multiple memory layers including NVMe SSDs?

#### Recursive Temporal Blocking Algorithm (Slightly modified from Frigo's)



## Implementation

A simple 3D-7point stencil has been implemented Domain region is divided only in z-dimension

- Leaf computation on a GPU: NVIDIA CUDA is used
- Memory movement among memory layers
  - Automatic movement is better for programmability



## **Experimental Environment**



## **Experimental Conditions**

- Domain sizes
  - 8GB, 64GB, 256GB
- The followings are compared
  - Base: Base implementation
  - Sxxx: With temporal blocking with single k
    - xxx is temporal block size k
    - S32, S64, S96, S128
  - Rxxx: With recursive temporal blocking
    - xxx is a threshold to stop recursive calls
    - R8MB to R1024MB

#### 



GUP/s: giga updated points per second

## **Results: 64GB Domain**



GUP/s: giga updated points per second

## Results: 256GB Domain



## Summary

- Toward high-speed & big stencil computations, a recursive algorithm efficiently harness memory hierarchy
  - HBM2 GPU memory + DDR4 host memoy + Optane SSDs
  - Also it works well with GPU cache !

## Issues & Future Work

• Out-of-core performance (20.1GUP/s) is still 30% of In-core performance (67.7GUP/s)

The implementation is still in the early stage.

We need to improve it by

- Overlapping computation and data movement
- Comparing automatic movement and manual movement
- Considering memory access alignment on GPUs
- Combining existing optimizations such as 3.5D blocking
- Using multiple GPUs, multiple nodes...
- Using newer NVM technologies, including 3D-XPoint based DIMMs